pub trait UartCr2Addm7<T: UartMap>: UartCr2<T> {
type UUartCr2Addm7: RegField<Urt, Reg = Self::UUartCr2, URegField = Self::UUartCr2Addm7, SRegField = Self::SUartCr2Addm7, CRegField = Self::CUartCr2Addm7> + URwRwRegFieldBitBand;
type SUartCr2Addm7: RegField<Srt, Reg = Self::SUartCr2, URegField = Self::UUartCr2Addm7, SRegField = Self::SUartCr2Addm7, CRegField = Self::CUartCr2Addm7> + SRwRwRegFieldBitBand;
type CUartCr2Addm7: RegField<Crt, Reg = Self::CUartCr2, URegField = Self::UUartCr2Addm7, SRegField = Self::SUartCr2Addm7, CRegField = Self::CUartCr2Addm7> + CRwRwRegFieldBitBand;
}
Loading content...
Loading content...