pub trait GpioLckrLck2<T: GpioPortMap>: GpioLckr<T> {
type UGpioLckrLck2: RegField<Urt, Reg = Self::UGpioLckr, URegField = Self::UGpioLckrLck2, SRegField = Self::SGpioLckrLck2, CRegField = Self::CGpioLckrLck2> + URwRwRegFieldBit;
type SGpioLckrLck2: RegField<Srt, Reg = Self::SGpioLckr, URegField = Self::UGpioLckrLck2, SRegField = Self::SGpioLckrLck2, CRegField = Self::CGpioLckrLck2> + SRwRwRegFieldBit;
type CGpioLckrLck2: RegField<Crt, Reg = Self::CGpioLckr, URegField = Self::UGpioLckrLck2, SRegField = Self::SGpioLckrLck2, CRegField = Self::CGpioLckrLck2> + CRwRwRegFieldBit;
}
Loading content...
Loading content...