[][src]Trait drone_stm32_map_periph_uart::UartCr2LinenExt

pub trait UartCr2LinenExt<T: UartMap>: UartCr2<T> {
    type UUartCr2Linen: RegField<Urt, Reg = Self::UUartCr2, URegField = Self::UUartCr2Linen, SRegField = Self::SUartCr2Linen, CRegField = Self::CUartCr2Linen> + URwRwRegFieldBitBand;
    type SUartCr2Linen: RegField<Srt, Reg = Self::SUartCr2, URegField = Self::UUartCr2Linen, SRegField = Self::SUartCr2Linen, CRegField = Self::CUartCr2Linen> + SRwRwRegFieldBitBand;
    type CUartCr2Linen: RegField<Crt, Reg = Self::CUartCr2, URegField = Self::UUartCr2Linen, SRegField = Self::SUartCr2Linen, CRegField = Self::CUartCr2Linen> + CRwRwRegFieldBitBand;
}

Associated Types

type UUartCr2Linen: RegField<Urt, Reg = Self::UUartCr2, URegField = Self::UUartCr2Linen, SRegField = Self::SUartCr2Linen, CRegField = Self::CUartCr2Linen> + URwRwRegFieldBitBand

type SUartCr2Linen: RegField<Srt, Reg = Self::SUartCr2, URegField = Self::UUartCr2Linen, SRegField = Self::SUartCr2Linen, CRegField = Self::CUartCr2Linen> + SRwRwRegFieldBitBand

type CUartCr2Linen: RegField<Crt, Reg = Self::CUartCr2, URegField = Self::UUartCr2Linen, SRegField = Self::SUartCr2Linen, CRegField = Self::CUartCr2Linen> + CRwRwRegFieldBitBand

Loading content...

Implementors

impl UartCr2LinenExt<Uart4> for Uart4[src]

type UUartCr2Linen = Linen<Urt>

type SUartCr2Linen = Linen<Srt>

type CUartCr2Linen = Linen<Crt>

impl UartCr2LinenExt<Uart5> for Uart5[src]

type UUartCr2Linen = Linen<Urt>

type SUartCr2Linen = Linen<Srt>

type CUartCr2Linen = Linen<Crt>

impl UartCr2LinenExt<Usart1> for Usart1[src]

type UUartCr2Linen = Linen<Urt>

type SUartCr2Linen = Linen<Srt>

type CUartCr2Linen = Linen<Crt>

impl UartCr2LinenExt<Usart2> for Usart2[src]

type UUartCr2Linen = Linen<Urt>

type SUartCr2Linen = Linen<Srt>

type CUartCr2Linen = Linen<Crt>

impl UartCr2LinenExt<Usart3> for Usart3[src]

type UUartCr2Linen = Linen<Urt>

type SUartCr2Linen = Linen<Srt>

type CUartCr2Linen = Linen<Crt>

Loading content...