[][src]Trait drone_stm32_map_periph_uart::UartCr2LbdlExt

pub trait UartCr2LbdlExt<T: UartMap>: UartCr2<T> {
    type UUartCr2Lbdl: RegField<Urt, Reg = Self::UUartCr2, URegField = Self::UUartCr2Lbdl, SRegField = Self::SUartCr2Lbdl, CRegField = Self::CUartCr2Lbdl> + URwRwRegFieldBitBand;
    type SUartCr2Lbdl: RegField<Srt, Reg = Self::SUartCr2, URegField = Self::UUartCr2Lbdl, SRegField = Self::SUartCr2Lbdl, CRegField = Self::CUartCr2Lbdl> + SRwRwRegFieldBitBand;
    type CUartCr2Lbdl: RegField<Crt, Reg = Self::CUartCr2, URegField = Self::UUartCr2Lbdl, SRegField = Self::SUartCr2Lbdl, CRegField = Self::CUartCr2Lbdl> + CRwRwRegFieldBitBand;
}

Associated Types

type UUartCr2Lbdl: RegField<Urt, Reg = Self::UUartCr2, URegField = Self::UUartCr2Lbdl, SRegField = Self::SUartCr2Lbdl, CRegField = Self::CUartCr2Lbdl> + URwRwRegFieldBitBand

type SUartCr2Lbdl: RegField<Srt, Reg = Self::SUartCr2, URegField = Self::UUartCr2Lbdl, SRegField = Self::SUartCr2Lbdl, CRegField = Self::CUartCr2Lbdl> + SRwRwRegFieldBitBand

type CUartCr2Lbdl: RegField<Crt, Reg = Self::CUartCr2, URegField = Self::UUartCr2Lbdl, SRegField = Self::SUartCr2Lbdl, CRegField = Self::CUartCr2Lbdl> + CRwRwRegFieldBitBand

Loading content...

Implementors

impl UartCr2LbdlExt<Uart4> for Uart4[src]

type UUartCr2Lbdl = Lbdl<Urt>

type SUartCr2Lbdl = Lbdl<Srt>

type CUartCr2Lbdl = Lbdl<Crt>

impl UartCr2LbdlExt<Uart5> for Uart5[src]

type UUartCr2Lbdl = Lbdl<Urt>

type SUartCr2Lbdl = Lbdl<Srt>

type CUartCr2Lbdl = Lbdl<Crt>

impl UartCr2LbdlExt<Usart1> for Usart1[src]

type UUartCr2Lbdl = Lbdl<Urt>

type SUartCr2Lbdl = Lbdl<Srt>

type CUartCr2Lbdl = Lbdl<Crt>

impl UartCr2LbdlExt<Usart2> for Usart2[src]

type UUartCr2Lbdl = Lbdl<Urt>

type SUartCr2Lbdl = Lbdl<Srt>

type CUartCr2Lbdl = Lbdl<Crt>

impl UartCr2LbdlExt<Usart3> for Usart3[src]

type UUartCr2Lbdl = Lbdl<Urt>

type SUartCr2Lbdl = Lbdl<Srt>

type CUartCr2Lbdl = Lbdl<Crt>

Loading content...