[][src]Trait drone_stm32_map_periph_uart::UartCr2CpolExt

pub trait UartCr2CpolExt<T: UartMap>: UartCr2<T> {
    type UUartCr2Cpol: RegField<Urt, Reg = Self::UUartCr2, URegField = Self::UUartCr2Cpol, SRegField = Self::SUartCr2Cpol, CRegField = Self::CUartCr2Cpol> + URwRwRegFieldBitBand;
    type SUartCr2Cpol: RegField<Srt, Reg = Self::SUartCr2, URegField = Self::UUartCr2Cpol, SRegField = Self::SUartCr2Cpol, CRegField = Self::CUartCr2Cpol> + SRwRwRegFieldBitBand;
    type CUartCr2Cpol: RegField<Crt, Reg = Self::CUartCr2, URegField = Self::UUartCr2Cpol, SRegField = Self::SUartCr2Cpol, CRegField = Self::CUartCr2Cpol> + CRwRwRegFieldBitBand;
}

Associated Types

type UUartCr2Cpol: RegField<Urt, Reg = Self::UUartCr2, URegField = Self::UUartCr2Cpol, SRegField = Self::SUartCr2Cpol, CRegField = Self::CUartCr2Cpol> + URwRwRegFieldBitBand

type SUartCr2Cpol: RegField<Srt, Reg = Self::SUartCr2, URegField = Self::UUartCr2Cpol, SRegField = Self::SUartCr2Cpol, CRegField = Self::CUartCr2Cpol> + SRwRwRegFieldBitBand

type CUartCr2Cpol: RegField<Crt, Reg = Self::CUartCr2, URegField = Self::UUartCr2Cpol, SRegField = Self::SUartCr2Cpol, CRegField = Self::CUartCr2Cpol> + CRwRwRegFieldBitBand

Loading content...

Implementors

impl UartCr2CpolExt<Uart4> for Uart4[src]

type UUartCr2Cpol = Cpol<Urt>

type SUartCr2Cpol = Cpol<Srt>

type CUartCr2Cpol = Cpol<Crt>

impl UartCr2CpolExt<Uart5> for Uart5[src]

type UUartCr2Cpol = Cpol<Urt>

type SUartCr2Cpol = Cpol<Srt>

type CUartCr2Cpol = Cpol<Crt>

impl UartCr2CpolExt<Usart1> for Usart1[src]

type UUartCr2Cpol = Cpol<Urt>

type SUartCr2Cpol = Cpol<Srt>

type CUartCr2Cpol = Cpol<Crt>

impl UartCr2CpolExt<Usart2> for Usart2[src]

type UUartCr2Cpol = Cpol<Urt>

type SUartCr2Cpol = Cpol<Srt>

type CUartCr2Cpol = Cpol<Crt>

impl UartCr2CpolExt<Usart3> for Usart3[src]

type UUartCr2Cpol = Cpol<Urt>

type SUartCr2Cpol = Cpol<Srt>

type CUartCr2Cpol = Cpol<Crt>

Loading content...