[−][src]Trait drone_stm32_map_periph_uart::UartCr1Mme

pub trait UartCr1Mme<T: UartMap>: UartCr1<T> {
    type UUartCr1Mme: RegField<Urt, Reg = Self::UUartCr1, URegField = Self::UUartCr1Mme, SRegField = Self::SUartCr1Mme, CRegField = Self::CUartCr1Mme> + URwRwRegFieldBitBand;
    type SUartCr1Mme: RegField<Srt, Reg = Self::SUartCr1, URegField = Self::UUartCr1Mme, SRegField = Self::SUartCr1Mme, CRegField = Self::CUartCr1Mme> + SRwRwRegFieldBitBand;
    type CUartCr1Mme: RegField<Crt, Reg = Self::CUartCr1, URegField = Self::UUartCr1Mme, SRegField = Self::SUartCr1Mme, CRegField = Self::CUartCr1Mme> + CRwRwRegFieldBitBand;
}

Associated Types

type UUartCr1Mme: RegField<Urt, Reg = Self::UUartCr1, URegField = Self::UUartCr1Mme, SRegField = Self::SUartCr1Mme, CRegField = Self::CUartCr1Mme> + URwRwRegFieldBitBand

type SUartCr1Mme: RegField<Srt, Reg = Self::SUartCr1, URegField = Self::UUartCr1Mme, SRegField = Self::SUartCr1Mme, CRegField = Self::CUartCr1Mme> + SRwRwRegFieldBitBand

type CUartCr1Mme: RegField<Crt, Reg = Self::CUartCr1, URegField = Self::UUartCr1Mme, SRegField = Self::SUartCr1Mme, CRegField = Self::CUartCr1Mme> + CRwRwRegFieldBitBand

Loading content...

Implementors

impl UartCr1Mme<Lpuart1> for Lpuart1[src]

type UUartCr1Mme = Mme<Urt>

type SUartCr1Mme = Mme<Srt>

type CUartCr1Mme = Mme<Crt>

impl UartCr1Mme<Uart4> for Uart4[src]

type UUartCr1Mme = Mme<Urt>

type SUartCr1Mme = Mme<Srt>

type CUartCr1Mme = Mme<Crt>

impl UartCr1Mme<Uart5> for Uart5[src]

type UUartCr1Mme = Mme<Urt>

type SUartCr1Mme = Mme<Srt>

type CUartCr1Mme = Mme<Crt>

impl UartCr1Mme<Usart1> for Usart1[src]

type UUartCr1Mme = Mme<Urt>

type SUartCr1Mme = Mme<Srt>

type CUartCr1Mme = Mme<Crt>

impl UartCr1Mme<Usart2> for Usart2[src]

type UUartCr1Mme = Mme<Urt>

type SUartCr1Mme = Mme<Srt>

type CUartCr1Mme = Mme<Crt>

impl UartCr1Mme<Usart3> for Usart3[src]

type UUartCr1Mme = Mme<Urt>

type SUartCr1Mme = Mme<Srt>

type CUartCr1Mme = Mme<Crt>

Loading content...