[][src]Trait drone_stm32_map_periph_uart::UartCr1Cmie

pub trait UartCr1Cmie<T: UartMap>: UartCr1<T> {
    type UUartCr1Cmie: RegField<Urt, Reg = Self::UUartCr1, URegField = Self::UUartCr1Cmie, SRegField = Self::SUartCr1Cmie, CRegField = Self::CUartCr1Cmie> + URwRwRegFieldBitBand;
    type SUartCr1Cmie: RegField<Srt, Reg = Self::SUartCr1, URegField = Self::UUartCr1Cmie, SRegField = Self::SUartCr1Cmie, CRegField = Self::CUartCr1Cmie> + SRwRwRegFieldBitBand;
    type CUartCr1Cmie: RegField<Crt, Reg = Self::CUartCr1, URegField = Self::UUartCr1Cmie, SRegField = Self::SUartCr1Cmie, CRegField = Self::CUartCr1Cmie> + CRwRwRegFieldBitBand;
}

Associated Types

type UUartCr1Cmie: RegField<Urt, Reg = Self::UUartCr1, URegField = Self::UUartCr1Cmie, SRegField = Self::SUartCr1Cmie, CRegField = Self::CUartCr1Cmie> + URwRwRegFieldBitBand

type SUartCr1Cmie: RegField<Srt, Reg = Self::SUartCr1, URegField = Self::UUartCr1Cmie, SRegField = Self::SUartCr1Cmie, CRegField = Self::CUartCr1Cmie> + SRwRwRegFieldBitBand

type CUartCr1Cmie: RegField<Crt, Reg = Self::CUartCr1, URegField = Self::UUartCr1Cmie, SRegField = Self::SUartCr1Cmie, CRegField = Self::CUartCr1Cmie> + CRwRwRegFieldBitBand

Loading content...

Implementors

impl UartCr1Cmie<Lpuart1> for Lpuart1[src]

type UUartCr1Cmie = Cmie<Urt>

type SUartCr1Cmie = Cmie<Srt>

type CUartCr1Cmie = Cmie<Crt>

impl UartCr1Cmie<Uart4> for Uart4[src]

type UUartCr1Cmie = Cmie<Urt>

type SUartCr1Cmie = Cmie<Srt>

type CUartCr1Cmie = Cmie<Crt>

impl UartCr1Cmie<Uart5> for Uart5[src]

type UUartCr1Cmie = Cmie<Urt>

type SUartCr1Cmie = Cmie<Srt>

type CUartCr1Cmie = Cmie<Crt>

impl UartCr1Cmie<Usart1> for Usart1[src]

type UUartCr1Cmie = Cmie<Urt>

type SUartCr1Cmie = Cmie<Srt>

type CUartCr1Cmie = Cmie<Crt>

impl UartCr1Cmie<Usart2> for Usart2[src]

type UUartCr1Cmie = Cmie<Urt>

type SUartCr1Cmie = Cmie<Srt>

type CUartCr1Cmie = Cmie<Crt>

impl UartCr1Cmie<Usart3> for Usart3[src]

type UUartCr1Cmie = Cmie<Urt>

type SUartCr1Cmie = Cmie<Srt>

type CUartCr1Cmie = Cmie<Crt>

Loading content...