[][src]Trait drone_stm32_map_periph_i2c::I2CIsrAddr

pub trait I2CIsrAddr<T: I2CMap>: I2CIsr<T> {
    type UI2CIsrAddr: RegField<Urt, Reg = Self::UI2CIsr, URegField = Self::UI2CIsrAddr, SRegField = Self::SI2CIsrAddr, CRegField = Self::CI2CIsrAddr> + URoRwRegFieldBitBand;
    type SI2CIsrAddr: RegField<Srt, Reg = Self::SI2CIsr, URegField = Self::UI2CIsrAddr, SRegField = Self::SI2CIsrAddr, CRegField = Self::CI2CIsrAddr> + SRoRwRegFieldBitBand;
    type CI2CIsrAddr: RegField<Crt, Reg = Self::CI2CIsr, URegField = Self::UI2CIsrAddr, SRegField = Self::SI2CIsrAddr, CRegField = Self::CI2CIsrAddr> + CRoRwRegFieldBitBand;
}

Associated Types

type UI2CIsrAddr: RegField<Urt, Reg = Self::UI2CIsr, URegField = Self::UI2CIsrAddr, SRegField = Self::SI2CIsrAddr, CRegField = Self::CI2CIsrAddr> + URoRwRegFieldBitBand

type SI2CIsrAddr: RegField<Srt, Reg = Self::SI2CIsr, URegField = Self::UI2CIsrAddr, SRegField = Self::SI2CIsrAddr, CRegField = Self::CI2CIsrAddr> + SRoRwRegFieldBitBand

type CI2CIsrAddr: RegField<Crt, Reg = Self::CI2CIsr, URegField = Self::UI2CIsrAddr, SRegField = Self::SI2CIsrAddr, CRegField = Self::CI2CIsrAddr> + CRoRwRegFieldBitBand

Loading content...

Implementors

impl I2CIsrAddr<I2C1> for I2C1[src]

type UI2CIsrAddr = Addr<Urt>

type SI2CIsrAddr = Addr<Srt>

type CI2CIsrAddr = Addr<Crt>

impl I2CIsrAddr<I2C2> for I2C2[src]

type UI2CIsrAddr = Addr<Urt>

type SI2CIsrAddr = Addr<Srt>

type CI2CIsrAddr = Addr<Crt>

impl I2CIsrAddr<I2C3> for I2C3[src]

type UI2CIsrAddr = Addr<Urt>

type SI2CIsrAddr = Addr<Srt>

type CI2CIsrAddr = Addr<Crt>

impl I2CIsrAddr<I2C4> for I2C4[src]

type UI2CIsrAddr = Addr<Urt>

type SI2CIsrAddr = Addr<Srt>

type CI2CIsrAddr = Addr<Crt>

Loading content...