1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148

use super::PORTS_COUNT;
use core::{
    fmt::{self, Write},
    slice,
};

const ADDRESS_BASE: usize = 0xE000_0000;

/// ITM stimulus port handle.
#[derive(Clone, Copy)]
pub struct Port {
    address: usize,
}

pub trait PortWrite: Copy {
    fn port_write(address: usize, value: Self);
}

impl Port {
    /// Creates a new ITM stimulus port handle.
    ///
    /// # Panics
    ///
    /// If `port` is more than or equal to [`PORTS_COUNT`].
    #[inline]
    pub fn new(address: u8) -> Self {
        assert!(address < PORTS_COUNT);
        Self { address: ADDRESS_BASE + (usize::from(address) << 2) }
    }

    /// Writes a sequence of bytes to the ITM stimulus port.
    ///
    /// The resulting byte sequence that will be read from the port may be
    /// interleaved with concurrent writes. See also [`Port::write`] for writing
    /// atomic byte sequences.
    #[inline]
    pub fn write_bytes(self, bytes: &[u8]) -> Self {
        fn write_slice<T: PortWrite>(port: Port, slice: &[T]) {
            for item in slice {
                port.write(*item);
            }
        }
        let mut end = bytes.len();
        if end < 4 {
            write_slice(self, bytes);
            return self;
        }
        let mut start = bytes.as_ptr() as usize;
        let mut rem = start & 0b11;
        end += start;
        if rem != 0 {
            rem = 0b100 - rem;
            write_slice(self, unsafe { slice::from_raw_parts(start as *const u8, rem) });
            start += rem;
        }
        rem = end & 0b11;
        end -= rem;
        write_slice(self, unsafe { slice::from_raw_parts(start as *const u32, end - start >> 2) });
        write_slice(self, unsafe { slice::from_raw_parts(end as *const u8, rem) });
        self
    }

    /// Writes an atomic byte sequence to the ITM stimulus port. `T` can be one
    /// of `u8`, `u16`, `u32`.
    ///
    /// Bytes are written in big-endian order. It's guaranteed that all bytes of
    /// `value` will not be split.
    #[inline]
    pub fn write<T: PortWrite>(self, value: T) -> Self {
        let Self { address } = self;
        T::port_write(address, value);
        self
    }
}

impl Write for Port {
    #[inline]
    fn write_str(&mut self, string: &str) -> fmt::Result {
        self.write_bytes(string.as_bytes());
        Ok(())
    }
}

impl PortWrite for u8 {
    fn port_write(address: usize, value: Self) {
        #[cfg(feature = "std")]
        return unimplemented!();
        #[cfg(not(feature = "std"))]
        unsafe {
            asm!(
                "0:  ldrexb {tmp}, [{address}]",
                "    cmp {tmp}, #0",
                "    itt ne",
                "    strexbne {tmp}, {value}, [{address}]",
                "    cmpne {tmp}, #1",
                "    beq 0b",
                value = in(reg) value,
                address = in(reg) address as *mut Self,
                tmp = out(reg) _,
                options(nostack),
            );
        }
    }
}

impl PortWrite for u16 {
    fn port_write(address: usize, value: Self) {
        #[cfg(feature = "std")]
        return unimplemented!();
        #[cfg(not(feature = "std"))]
        unsafe {
            asm!(
                "0:  ldrexh {tmp}, [{address}]",
                "    cmp {tmp}, #0",
                "    itt ne",
                "    strexhne {tmp}, {value}, [{address}]",
                "    cmpne {tmp}, #1",
                "    beq 0b",
                value = in(reg) value,
                address = in(reg) address as *mut Self,
                tmp = out(reg) _,
                options(nostack),
            );
        }
    }
}

impl PortWrite for u32 {
    fn port_write(address: usize, value: Self) {
        #[cfg(feature = "std")]
        return unimplemented!();
        #[cfg(not(feature = "std"))]
        unsafe {
            asm!(
                "0:  ldrex {tmp}, [{address}]",
                "    cmp {tmp}, #0",
                "    itt ne",
                "    strexne {tmp}, {value}, [{address}]",
                "    cmpne {tmp}, #1",
                "    beq 0b",
                value = in(reg) value,
                address = in(reg) address as *mut Self,
                tmp = out(reg) _,
                options(nostack),
            );
        }
    }
}