1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32

use crate::reg::prelude::*;
use drone_core::reg;

reg! {
    /// Asynchronous Clock Prescaler Register.
    pub mod TPIU ACPR;
    0xE004_0010 0x20 0x0000_0000
    RReg WReg;
    /// SWO baud rate prescaler value.
    SWOSCALER { 0 16 RRRegField WWRegField }
}

reg! {
    /// Selected Pin Protocol Register.
    pub mod TPIU SPPR;
    0xE004_00F0 0x20 0x0000_0001
    RReg WReg;
    /// Specified the protocol for trace output from the TPIU.
    TXMODE { 0 2 RRRegField WWRegField }
}

reg! {
    /// Formatter and Flush Control Register.
    pub mod TPIU FFCR;
    0xE004_0304 0x20 0x0000_0102
    RReg WReg;
    /// This bit Reads-As-One (RAO), specifying that triggers are inserted when
    /// a trigger pin is asserted.
    TrigIn { 8 1 RRRegField RoRRegField }
    /// Enable continuous formatting.
    EnFCont { 1 1 RRRegField WWRegField }
}